I. INTRODUCTION

M
ULTILEVEL INVERTER (MLI) received considerable attention during recent years and has been widely recommended for high-and medium-power applications [1] - [3] . Among the basic MLI topologies, cascaded H-bridge (CHB) is featured by its modular structure and linear relationship between the numbers of inverter elements and levels. The main drawback of CHB inverter is the need for large number of isolated dc supplies [4] - [6] .
Asymmetrical MLI, which results from supplying the CHB cells with different dc voltages, provides higher number of levels for the same circuit topology [6] - [9] . The maximum number of levels is achieved when the cascaded-cell dc voltages form a ratio-3 geometric sequence [10] - [14] . This ratio has been used to construct inverters with large number of levels and, consequently, very small voltage distortion for various applications [14] , [15] . It has been found, however, that ratio-3
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Digital Object Identifier 10.1109/TIE. 2010.2049716 dc-sourced inverter is not appropriate for high-frequency pulsewidth modulation (PWM) control methods as the highvoltage stage is subjected to high switching frequency [11] , [16] , [17] . Asymmetrical inverters, like other CHB inverters, suffer from the need for large number of isolated dc supplies [18] , [19] . Hybrid MLIs created by cascading smaller dissimilar inverter circuits can reduce the number of dc sources required [20] . Hybrid inverters have been implemented in various designs, such as the following: 1) connecting a two-level three-phase inverter in series with three-level stage(s) formed by full-bridge cells [21] ; 2) connecting H-bridge three-level stage(s) in series with a neutral-point-clamped three-level stage [22] ; 3) cascading two three-level neutral-point-clamped inverter by connecting their outputs to the two sides of an openwinding load [23] ; 4) in mixed-level topology, a superior full-bridge cell is constructed using two arms of multilevel diode-clamped or flying-capacitor branches. Two l-level arms construct (2l − 1)-level mixed topology cell; therefore, the required number of isolated dc supplies reduces [24] , [25] .
Other options have also been taken into consideration, such as supplying all hybrid inverter stages using the same dc source and isolating the outputs using multiprimary transformer [26] , [27] . This design is not suitable for drive application where the inverter operates in wide frequency range, including very low values. Alternatively, one dc supply per phase has been used to supply the high-voltage stage, while the lower voltage stages have been connected to capacitors and controlled to supply reactive power only [28] , [29] .
In this paper, the proposed topology based on type (1) indicated before has been chosen due to its sensible tradeoff between the cost and the number of levels. The number of stages has been extended to three, and the number of levels has been maximized by ratio-3-related dc sources.
Many studies have reported on the control of the MLI. Both high-and low-frequency switching approaches have been considered. Examples of high-frequency switching include the carrier-comparison PWM strategies, the space vector modulation (SVM) and the carrier-based SVM. High-switchingfrequency approach has been used generally with symmetrical topologies, where effective amplitude control and harmonics reduction method is crucial due to the small number of levels [30] - [35] . Among the low-frequency control strategies are voltage vector approximation which has been applied for asymmetrical MLI [14] , selected harmonics elimination which has been implemented using switching angle lookup tables [6] , and real-time-selected harmonic elimination [36] , [37] .
The approach of combining high and low switching frequencies for various stages of hybrid inverter has been considered recently [21] , [26] , where the major power supplying stages have been operated in square wave mode, while the lowpower quality-improving stage has been controlled by carriercomparison PWM strategy. In [38] , a nine-level three-stage asymmetrical cascaded MLI has been controlled with a hybrid strategy; the high-power cells have been operated at fundamental frequency, while the low power stage is controlled by high-frequency PWM. The hybrid PWM (HPWM) algorithm presented in [39] considered also the three-stage asymmetrical inverter with (1:2:6) dc voltage ratio to provide 19 levels. Threelevel comparators have been used to produce the high-and medium-voltage stage switching signals, while PWM modulator for low-voltage stage produces the complement to the reference voltage. The study states that the maximum number of levels that can be operated in this mode has been adopted, and the optimum 27-level design is not suitable for this control method.
A new method based on unidimensional geometric representation of one phase of MLI voltage levels has been proposed (1-DM) [40] . This method identifies the two nearest inverter voltage levels to the reference voltage and determines the duty ratios corresponding to the two levels by simplified calculations. This concept has been applied to the symmetrical and asymmetrical CHBs and with various voltage ratios. In another paper "submitted for publication" [41] , the authors have shown that 1-DM, when applied to three-phase inverter, is equivalent to the conventional SVM control method with simplified switching signal calculations. However, although not explicitly mentioned but can be shown from the concept and results, the control based on 1-DM subjects the high-voltage stage to high switching frequency when the number of levels is maximized. The high-frequency operation period of the highvoltage stage will be very considerable when the amplitude of the reference voltage vector is just below the total minus the highest stage dc voltages.
The modulation condition has been introduced to define the cascaded inverter which is suitable for PWM control as the one at which switching between any two adjacent voltage levels is achievable by controlling the lowest voltage stage while fixing the states of other stages [9] . In order to ensure that all transitions between adjacent voltage levels can be done through the low-voltage stage, only some state redundancy has to be included, and the maximum number of levels must be abandoned. Previous studies have either chosen to satisfy the modulation condition and, therefore, not to design the inverter with maximum number of levels; in this case, PWM control can be effectively considered as in [21] , [26] , [38] , and [39] . Otherwise, when the dc sources selected to provide maximum number of levels, PWM control leads to high-voltage stage operating in high switching frequency as in [13] and [40] .
The proposed control strategy is distinctive in enabling the hybrid inverter which has been designed with maximum number of levels by ratio-3 dc sourcing to be PWM controlled without subjecting the high-voltage stage to high switching frequency. This has been enabled by involving the 2-D space vector in the proposed hybrid strategy. In this algorithm, highvoltage stage will be operated in square wave mode. The medium-voltage stage will be operated in low-frequency mode, while the low-voltage stage will be controlled by SVM at the intended switching frequency. An approach based on voltage vector decomposition has been developed to ensure the frequency conditions for high and medium stages and, at the same time, to set the low-voltage stage in a valid SVM-controlled region.
The inverter circuit topology, definition of the switching variables, and the inverter voltage vectors are described in Section II. The dual control concept is presented in Section III. In Section IV, the implementation of the power circuit and the control strategy has been presented. Experimental results and discussion are given in Section V.
II. INVERTER TOPOLOGY AND SWITCHING STATES
The inverter circuit shown in Fig. 1 consists of the main highvoltage six-switch inverter with each output line in series with two single-phase full-bridge inverters. The main and H-bridge cells are fed by isolated dc sources of 9V s, 3V s, and V s. This voltage ratio provides 18-level inverter. In this design, the highvoltage stage has only one dc source that operates with reduced current ripple compared to the three dc sources of CHB design [13] - [16] . Therefore, considerable reduction in the number of dc sources and losses can be achieved.
To explain the noncompliance to the modulation condition by this design, consider the reference point 0 V in Fig. 1 . Assume that the output point A voltage is required to be changed between 4Vs and 5Vs. The sole option to produce 4Vs and 5Vs is to add up (0 + 3V s + V s) and (+9V s − 3V s − V s) from the three stages, respectively. If the reference voltage amplitude is located between these two levels, there will be a carrier frequency switching between the two states. This switching involves all the three stages, including the high-voltage stage, and this is undesirable. The algorithm presented in the next section prevents the need for this kind of switching.
A. Voltage Vectors and Inverter States
The switching variables of the inverter are denoted by {(x abc ), (y abc ), (z abc )}, where x is a binary digit (x ∈ {0, 1}) while y and z are trinary digits (y, z ∈ {0, 1, 2}). The states of the high-, medium-, and low-voltage stages are determined by x abc , y abc , and z abc , respectively. The output voltage vector can be represented in terms of switching state, as shown in the following derivation. Line voltages are represented in terms of the switching variables in ⎡
Phase voltages of the Y-connected load can be represented as follows:
The voltage vector is achieved by Park's transformation given in (3)
Using (4), the voltage vector corresponding to any inverter state can be achieved. Alternatively, the voltage vector diagram of the three-stage inverter is drawn by two superposition steps. First, the vector diagram of the three-level medium-voltage stage inverter is drawn at the end of each of the seven vectors of the high-voltage stage. Then, the vector diagram corresponding to the low-voltage stage has been superimposed at the ends of resultant vectors, as shown in Fig. 2 .
B. Voltage Vectors in g-h Axis System
The 60
• -spaced g-h coordinate system shown in Fig. 3 will be used to represent the voltage vectors in the proposed control algorithm. This system allows straightforward calculations as it is tightly related to the inverter voltage vectors. The g-h voltage vector components for the high-voltage stage are given in
Equation (5) can be applied to medium-and low-voltage stages after replacing the dc voltage (9Vs) by 3V s or V s and x abc by y abc or z abc . Equation (5) shows that the inverter vectors have g-h coordinates which are integer multiples of V s, allowing simple fixed-point calculations.
III. DUAL SVM CONTROL STRATEGY
A. High-and Medium-State Domains
Each of the 18-level inverter vectors can be represented by the addition of three vectors that belong to high, medium, and low stages. With the exception of the outmost vectors, most of the 18-level inverter vectors can be represented by more than one combination of the three-stage voltage vectors, as for the example vector V 1 shown in Fig. 2 . To achieve fundamental frequency operation at high-voltage stage, the control algorithm explained in the next section aims to hold the high-voltage state as long as the reference vector can be reached by adding medium and low vectors to this high-voltage state vector. We shall define the hexagonal area marked by the medium-and low-stage vectors superimposed on a given high-state vector by its domain. The seven domains of the high-voltage stage vectors are shown in Fig. 4 . In Fig. 4 , the large hexagon, which is the inverter vector space, is composed of seven partially overlapped high-state hexagonal domains. Some regions in the space belong to exactly one high-state domain without overlap, e.g., the region denoted by R1, which is covered only by the domain of state x abc = 011. If the reference vector is located in this area, the controller should select the corresponding high state. Other areas are overlaps of more than one high-state domains, such as R2 (R3), which is mutual between x abc = 010 and 011 (x abc = 000, 110, 010, and 111). If the reference is located in such region, there is more than one option in the selection of x abc . The circular trajectory of the reference vector shown in Fig. 4 passes through the six high-state domains consecutively, and the controller will change the high-voltage stage state every 60
• . The domains of the middle stage vectors can be defined in a similar way. Nineteen hexagons that represent the area covered by low-voltage stage vector diagram can be drawn within each of the seven high-state domains at the tips of the 19 medium-voltage vectors, as shown in Fig. 5 , within the domain of x abc = 100. The medium-state selection determines which of the 19 hexagons is covered by the SVM control of the low-voltage stage inverter.
By holding the state of high-voltage stage, medium-stage state selection and SVM control of the low-voltage stage will cover the high-voltage stage domain area defined in Fig. 4 , except the small 12 triangles at the outer side darkly shaded in The difference between the basic high-state domain and the modified domain is that, in the basic domain, there are certain areas outside the reach of the SVM control and some distortion will result if the reference vector is located in these areas. The modified domain, on the other hand, is fully covered by the SVM control areas. However, the maximum amplitude of the reference vector, which is located within the modified domains, is 7 √ 3V s, while the maximum amplitude for the basic domain is 8.5 √ 3V s, as shown in Fig. 5 . Therefore, the basic domain has higher maximum output amplitude by 21.4%, and we will test the controller using both domains.
B. Control Concept
The flow diagram of the control algorithm is shown in Fig. 6 . The reference vector is sampled at a sampling rate of T s . During the sampling period, the controller determines the next switching states for high-, medium-, and low-voltage stages consecutively. The outputs of the high-and mediumstage routines are the values of x abc and y abc to be applied during the following sampling period. The low-voltage stage routine determines the three vectors nearest to the low-stage reference and their corresponding duty ratios during the following switching period. The output of the low-voltage routine is a j-element state vector [z abc ], rather than one state z abc . During the following sampling period, z abc will take the values of these vector elements consecutively for subperiods of T c (= T s /j).
C. Determination of High and Medium States
Initially, the reference vector is converted to its g-h components using the following equations: The calculation of x abc (y abc ) begins by determining if the reference vector is located in the domain of the current high (medium)-voltage state by comparing the reference absolute g-h coordinates to the first quadrant portion of the domain, as shown in Fig. 6 . If so, x abc (y abc ) holds its value during the next switching interval.
If the reference vector is not within the current state domain, the new high (medium) switching state will be calculated as follows.
1) The reference vector is compared to the seven high (19 medium) domains, and a short list of the feasible states for the next switching period is generated, where the feasible state is any state that has the reference vector located in its domain. 2) If the feasible state list has one element, this state will be the next high (medium) state (end). 3) Otherwise, the feasible state list is compared to the initial state, and the state with minimum difference is taken as the next state.
D. Low-Voltage-State Voltage Vector Control
The low-voltage stage is composed of a three-level inverter and has been controlled using the voltage vector control strategy. The control routine is carried out according to the following steps.
1) The three inverter states nearest to the reference state and the corresponding duty ratios have been determined following the procedure presented in [31] . This procedure is found suitable as it applies a 60
• -displaced axis system to determine the inverter vectors and the duty ratios. However, the aforementioned reference provides no information about the sequence of sorting the inverter states.
2) The inverter is operated in four switching states within each sampling interval T s to realize the reference vector. The first and last switching states are equivalent. The state sequence has been determined first by identifying the type of the triangle in which the reference vector is located according to Fig. 7 . The three types of the triangles are defined as follows. i) Type 1: The triangle is formed by two outer vectors and one inner vector. ii) Type 2: The triangle is formed by one outer vector and two inner vectors. iii) Type 3: The triangle is formed by zero and two inner vectors.
The outer vectors are associated with unique switching states and the inner six vectors are associated with two equivalent switching states, while the center zero vector is associated with three zero states. In Fig. 7 , the outer vector states are denoted by (λ). The inner vector states are denoted by (σ 1 , σ 1 , σ 2 , and σ 2 ), where the three trinary digits (z abc ) of σ 1 state are composed of one (1 3 ) and two (0 3 ) digits, where the subscript indicates that the digit is trinary. State σ 1 is equivalent to σ 1 but with one (2 3 ) and two (1 3 ) digits. On the other hand, σ 2 has one (0 3, ) and two (1 3 ) digits in its trinary expression, while σ 2 is its equivalent of one (1 3 ) and two (2 3 ) digits.
The state sequence has been assigned in a way that each switching interval starts and ends with equivalent states and there is one switching variable transition associated with any switching action, and therefore, one switching pulse per switching variable (z a , z b , or z c ) occurs every 2T s. According to the reference triangle type shown in Fig. 7 , the state sequence over 2T s is assigned as follows:
3) The state sequence and duty ratio information are expanded to form the switching state vector [z abc ] with the four switching states repeated proportionally to their duty ratios. As indicated earlier, this vector has j elements; consider, for example, type 1 triangle, and assume that the sequence (σ, λ 1 , λ 2 , σ ) is to be followed according to the nearest state criteria. Denoting the duty ratios of states σ, λ 1 , and λ 2 by d σ , d λ1 , and d λ2 , respectively, the low-stage state vector will be of the following form:
where
In (8)- (10), "round" stands for rounding to the nearest integer. The control algorithm has been implemented using a DSP controller board eZdsp R2812 based on the 150-MHz fixedpoint TMS320R2812 CPU. The sampling time (T s ) for the outer loop has been set to 111 μs.
The sampling period has been divided to (j =)100 subintervals; therefore, the 50-Hz reference voltage will be represented by (1 ÷ (50 × 111 μ) =)180 samples. The low-stage state will have a period of 2T s or a switching frequency of 4.5 kHz, assuming that the final state could be taken as the initial state for the following period. The consequence of selecting j of 100 is that the minimum switching pulsewidth for the low-voltage stage will be 2T s /100.
One of the 16-b digital ports has been allocated for input and another port for output. Eight out of the 16 input port bits have been allocated for the reference vector amplitude, where the voltage vector that has a norm of V s is represented by (10) H . The base or 100% reference amplitude is taken as the radius of the largest circle that can be drawn inside the inverter hexagonal vector space. The radius of this circle is (17V s × √ 3/2 =)14.722V s and, according to the defined scale, is equivalent to (EC) H .
Fifteen out of the 16-b output port has been used to provide the switching signal. Each arm of the two-and three-level subinverters is driven by 1 b. An external logic circuit has been used to decode the switching signals and insert blanking time, as shown in Fig. 8 .
V. EXPERIMENTAL RESULTS AND DISCUSSION
Two modes have been tested: The first implements the basic high-state hexagonal domain of side length that is equivalent to 8V s, whereas the second uses the modified domain of side length that is equivalent to 7V s, as indicated in Section III and shown in Fig. 5 . Fig. 9 shows the measured phase-voltage waveform and its corresponding frequency spectrums with sinusoidal reference of 80% amplitude and 50 Hz. The total harmonic distortion (THD) is less than 2%, reflecting low distortion of the output voltage, and Fig. 9(b) shows that the dominant harmonics order is around 180, which is the number of sampling intervals per cycle. Fig. 10 shows the switching signals of the three stages. The top signal verifies that the high-voltage stage operates in square wave mode, the second signal shows that the medium stage operates at an average switching frequency that is equivalent to four times the fundamental frequency, and the third is the In Fig. 11 , the top waveform shows the load phase voltage due to the high-voltage stage only, and the middle waveform is due to the high-and medium-voltage stages. The voltage wave at the bottom of Fig. 11 is the total voltage resultant from the three stages corresponding to the switching signals of Fig. 10 .
A. Inverter Characteristics With Basic High-State Domain
THD variation with the reference voltage amplitude is shown in Fig. 12 with the solid line. The output voltage has low harmonic distortion over a wide range of M . The high THD experienced when M < 0.2 is due to the fewer number of levels available to form the output voltage, as shown in Fig. 13(a) . As shown in Fig. 13(b) , the frequency of the dominant harmonics is around 9 kHz, or 1/T s , and this is twice the average switching frequency of the low-voltage stage. It can be noticed in Fig. 12 that there is a rise in the harmonic distortion when the reference amplitude, or the magnitude control ratio M , is around 45% and 65%. To investigate the cause of THD rise, consider the measured phase-voltage waveform with a reference amplitude of 45% in Fig. 14 ; the waveform has a defect almost every 30
• . With this reference voltage amplitude, the reference vector is always located in the zero high state's domain. Therefore, the high-voltage stage will always produce zero voltage. The reference vector, however, passes through the 12 triangles not covered by the SVM control region of the low-voltage stage shown in Fig. 5 . In these regions, the resultant low reference is out of the low-voltage stage vector space, and this causes the distortion. Fig. 15 shows that, within the two rings where 0.41 < M < 0.47 and 0.65 < M < 0.71, as the reference voltage rotates, it will be subjected to pass through the triangular areas outside the PWM control region. 
B. Inverter Characteristics With Modified High-State Domain
We have diagnosed the distortion in the waveforms for certain ranges of M that occurs when the reference voltage vector falls on the part of the high domain which is not covered by the PWM control range of the low stage. At this step, we will examine the characteristics of the inverter when the modified high-state domain is considered. As the 7V s hexagon is entirely under the PWM control, we can obtain full PWM for any reference voltage amplitude less than 82%, as shown in Fig. 16 .
This hypothesis has been verified by the output voltage measurement with a reference amplitude of 45%, as shown in Fig. 17 . In Fig. 17(a) , the defects in phase-voltage waveform within the zero state's domain. As the reference vector angle changes, the reference vector will be outside this domain at a reference angle of about −43
• , which is point P1 in Fig. 16 . At this angle, the high-state controller changes the high state from zero to state x = 100 and holds this state until the reference vector leaves this domain when its angle becomes about +43
• , which is point P2 in Fig. 16 . At this point, the controller has compared state 100 to the three next feasible states (000, 110, and 111), and the controller based on the minimum switching action criteria will select either state 000 or 110, as they are equally distant from the present state (100). Fig. 17(b) shows that state 000 has been selected; this is a zero state that remains as the high-voltage state until point P3, which is 120
• after point P1. As shown in Fig. 17(b) , the inverter selected state 010 after P3. The resultant phase voltage due to the highvoltage stage only is shown in Fig. 17(c) . The positive pulse corresponds to the case when x associated with that phase is one, and the other two x bits are zeros. The two negative pulses are due to the case when the x that is not associated to that phase is one, and the zero levels between the pulses are due to the zero states.
While the 7V s domain solves the PWM domain problem at the two ranges of reference amplitude shown in Fig. 15 , Fig. 16 shows that the proper SVM operation will be lost as the reference amplitude exceeds 82%. To show this, examine the phase-voltage waveform with 90% reference amplitude shown in Fig. 18 ; the improper selection of the high state causes a defect almost every 60
• . The THD over the entire range of reference amplitude drawn with dashed line in Fig. 12 shows that, for the range 0 < M < 0.8, the selection of 7V s high domains has cured the problem of increased distortion around M = 0.45 and M = 0.65. However, we can notice a fast rise in harmonic distortion for M > 0.8.
From the THD characteristics of the two domains (8V s and 7V s), it can be realized that the problems of intermitted range distortion associated with the basic high-state domain and high distortion for M > 0.8 associated with the modified domain can be avoided by setting the domain of 7V s for M < 0.8 and of 8V s for M > 0.8. This solution will not disturb the highvoltage stage switching frequency or the maximum number of level advantages of the proposed inverter. The proposed mode switching region and resultant THD characteristics are shown in Fig. 12 . 
C. Comparison With Other Control Algorithms
A comparison between the proposed algorithm and two other recently reported algorithms is shown in Table I . The algorithms indicated in Section I are the HPWM algorithm described in [39] and the 1-DM method reported in [40] and [41] , as both methods are proposed as alternatives for the basic PWM and SVM techniques for MLIs. Moreover, both methods are suitable for multistage inverters; indeed, the HPWM is exclusively applicable for multistage inverters.
VI. CONCLUSION
In this paper, a three-stage 18-level inverter and its innovated control strategy have been presented. The inverter has been designed with one main dc source to reduce the dc supply cost, and the supply voltage ratio has been selected to maximize the number of symmetrical levels. While this design is known to be unsuitable for carrier-based PWM control as it subjects the high-voltage stage to high switching frequency, the suggested control method has been proven to avoid this problem.
In the proposed algorithm, the high-voltage stage switching frequency equals the output fundamental frequency, and the medium stage operates at no more than five times this frequency. The SVM method is used to control the low-voltage stage which operates at an average frequency that is equivalent to half the sampling frequency and provide all the SVM control advantages.
The suggested strategy has been tested using fixed-point lowcost DSP controller card, and owing to the 60
• coordinate system, the controller execution speed is shown to be satisfactory for most applications. During the experimental testing stage, the distortion problem that occurs with certain reference amplitude has been addressed. To solve this problem, simple modification has been introduced and tested without compromising any of the system features.
The experimental results prove the hypothesis regarding the switching frequency and show that the proposed inverter provides very low harmonic distortion over a wide range of the modulation index, and the dominant harmonic frequency is around the sampling periods or twice the low-voltage stage switching frequency.
